Part Number Hot Search : 
9C814 MV2101 NK60Z M24C32 50222 BB178115 NE5230 3C550EBA
Product Description
Full Text Search
 

To Download ICX406AQF Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 ICX406AQF
Diagonal 8.98mm (Type 1/1.8) Frame Readout CCD Image Sensor with a Square Pixel for Color Cameras
Description The ICX406AQF is a diagonal 8.98mm (Type 1/1.8) interline CCD solid-state image sensor with a square pixel array and 3.98M effective pixels. Frame readout allows all pixels' signals to be output independently within approximately 1/3.33 second. Also, number of vertical pixels decimation allows output of 30 frames per second in high frame rate readout mode. This chip features an electronic shutter with variable charge-storage time. R, G, B primary color mosaic filters are used as the color filters, and at the same time high sensitivity and low dark current are achieved through the adoption of Super HAD CCD technology. This chip is suitable for applications such as electronic still cameras, etc. 20 pin SOP (Plastic)
Features * Supprots frame readout * High horizontal and vertical resolution * Supports high frame rate readout mode: 30 frames/s, 25 frames/s, AF1 mode: 60 frames/s, 50 frames/s, AF2 mode: 120 frames/s, 100 frames/s * Square pixel * Horizontal drive frequency: 18MHz * No voltage adjustments (reset gate and substrate bias are not adjusted.) * R, G, B primary color mosaic filters on chip * High sensitivity, low dark current * Continuous variable-speed shutter * Excellent anti-blooming characteristics * Exit pupil distance recommended range -20 to -100mm * 20-pin high-precision plastic package
Pin 1 2
V
12 16 Pin 11 H 56
Optical black position (Top View)
Device Structure * Interline CCD image sensor * Total number of pixels: 2384 (H) x 1734 (V) approx. 4.13M pixels * Number of effective pixels: 2312 (H) x 1720 (V) approx. 3.98M pixels * Number of active pixels: 2308 (H) x 1712 (V) approx. 3.95M pixels diagonal 8.980mm * Number of recommended recording pixels: 2272 (H) x 1740 (V) approx. 3.87M pixels diagonal 8.875mm aspect ratio 4:3 * Chip size: 8.10mm (H) x 6.64mm (V) * Unit cell size: 3.125m (H) x 3.125m (V) * Optical black: Horizontal (H) direction: Front 16 pixels, rear 56 pixels Vertical (V) direction: Front 12 pixels, rear 2 pixels * Number of dummy bits: Horizontal 28 Vertical 1 (even fields only) * Substrate material: Silicon
Super HAD CCD is a trademark of Sony Corporation. The Super HAD CCD is a version of Sony's high performance CCD HAD (HoleAccumulation Diode) sensor with sharply improved sensitivity by the incorporation of a new semiconductor technology developed by Sony Corporation. Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
-1-
E01331-PS
ICX406AQF
Block Diagram and Pin Configuration (Top View)
TEST TEST VOUT GND V1B V1A V3B V3A V2 V4
10
9
8
7
6
5
4
3
2
1
Gb
Vertical register
B Gr B Gr B Gr
Gb R Gb R Gb R
B Gr B Gr B Gr Note)
R Gb R Gb R
Horizontal register Note) : Photo sensor
11
VDD
12
RG
13
H2
14
H1
15
GND
16
SUB
17
CSUB
18
VL
19
H1
20
H2
Pin Description Pin No. 1 2 3 4 5 6 7 8 9 10 Symbol V4 V3A V3B V2 V1A V1B TEST TEST GND VOUT Description Vertical register transfer clock Vertical register transfer clock Vertical register transfer clock Vertical register transfer clock Vertical register transfer clock Vertical register transfer clock Test pin1 Test pin1 GND Signal output Pin No. 11 12 13 14 15 16 17 18 19 20 Symbol VDD RG H2 H1 GND SUB CSUB VL H1 H2 Description Supply voltage Reset gate clock Horizontal register transfer clock Horizontal register transfer clock GND Substrate clock Substrate bias2 Protective transistor bias Horizontal register transfer clock Horizontal register transfer clock
1 Leave this pin open. 2 DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of 0.1F.
-2-
ICX406AQF
Absolute Maximum Ratings Item VDD, VOUT, RG - SUB V1A, V1B, V3A, V3B - SUB Against SUB V2, V4, VL - SUB H1, H2, GND - SUB CSUB - SUB VDD, VOUT, RG, CSUB - GND Against GND V1A, V1B, V2, V3A, V3B, V4 - GND H1, H2 - GND Against VL V1A, V1B, V3A, V3B - VL V2, V4, H1, H2, GND - VL Voltage difference between vertical clock input pins Between input clock pins H1 - H2 H1, H2 - V4 Storage temperature Guaranteed temperature of performance Operating temperature 1 +24V (Max.) when clock width < 10s, clock duty factor < 0.1%. +16V (Max.) is guaranteed for turning on or off power supply. Ratings -40 to +12 -50 to +15 -50 to +0.3 -40 to +0.3 -25 to -0.3 to +22 -10 to +18 -10 to +6.5 -0.3 to +28 -0.3 to +15 to +15 -6.5 to +6.5 -10 to +16 -30 to +80 -10 to +60 -10 to +75 Unit V V V V V V V V V V V V V C C C 1 Remarks
-3-
ICX406AQF
Bias Conditions Item Supply voltage Protective transistor bias Substrate clock Reset gate clock Symbol VDD VL SUB RG Min. 14.55 Typ. 15.0 1 2 2 Max. 15.45 Unit V Remarks
1 VL setting is the VVL voltage of the vertical clock waveform, or the same voltage as the VL power supply for the V driver should be used. 2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.
DC Characteristics Item Supply current Symbol IDD Min. 3.0 Typ. 7.0 Max. 10.0 Unit mA Remarks
Clock Voltage Conditions Item Readout clock voltage Symbol VVT VVH1, VVH2 VVH3, VVH4 VVL1, VVL2, VVL3, VVL4 VV Vertical transfer clock voltage VVH3 - VVH VVH4 - VVH VVHH VVHL VVLH VVLL VH Horizontal transfer clock voltage VHL VCR VRG Reset gate clock voltage Substrate clock voltage VRGLH - VRGLL VRGL - VRGLm VSUB 21.5 22.5 4.75 -0.05 0.8 3.0 5.0 0 2.5 3.3 5.25 0.4 0.5 23.5 Min. 14.55 -0.05 -0.2 -8.0 6.8 -0.25 -0.25 Typ. 15.0 0 0 -7.5 7.5 Max. Unit 15.45 0.05 0.05 -7.0 8.05 0.1 0.1 0.9 0.9 0.9 0.7 5.25 0.05 V V V V V V V V V V V V V V V V V V Waveform Diagram 1 2 2 2 2 2 2 2 2 2 2 3 3 3 4 4 4 5 Low-level coupling Low-level coupling Cross-point voltage High-level coupling High-level coupling Low-level coupling Low-level coupling VVL = (VVL3 + VVL4)/2 VV = VVHn - VVLn (n = 1 to 4) VVH = (VVH1 + VVH2)/2 Remarks
-4-
ICX406AQF
Clock Equivalent Circuit Constants Item Capacitance between vertical transfer clock and GND Symbol CV1A, CV3A CV1B, CV3B CV2, CV4 CV1A2, CV3A4 CV1B2, CV3B4 CV23A, CV41A CV23B, CV41B Capacitance between vertical transfer clocks CV1A3A CV1B3B CV1A3B, CV1B3A CV24 CV1A1B, CV3A3B Capacitance between horizontal transfer clock and GND Capacitance between horizontal transfer clocks Capacitance between reset gate clock and GND Capacitance between substrate clock and GND Vertical transfer clock series resistor Vertical transfer clock ground resistor Horizontal transfer clock series resistor
V2 R2 CV1A3A CV23B CV23A V3A R3A CV2 CV3A CV3A3B CV1A3B CV3B CV3A4 R3B V3B CV3B4 R4
Min.
Typ. 1200 4700 3300 470 560 150 220 39 220 56 82 68 36 91 8 1000 62 18 15
Max.
Unit Remarks pF pF pF pF pF pF pF pF pF pF pF pF pF pF pF pF
CH1, CH2 CHH CRG CSUB R1A, R1B, R2, R3A, R3B, R4 RGND RH
CV24 V1A R1A CV1B2 CV1A CV1A1B CV1B3A CV1B CV41A V1B R1B CV4 CV41B RGND CV1B3B CV1A2
RH H1 RH H1 CHH
RH H2 RH H2
CH1
CH2
V4
Vertical transfer clock equivalent circuit
Horizontal transfer clock equivalent circuit
-5-
ICX406AQF
Drive Clock Waveform Conditions (1) Readout clock waveform
100% 90%
M VVT 10% 0% tr twh tf 0V M 2
(2) Vertical transfer clock waveform
V1A, V1B V3A, V3B
VVH1
VVHH
VVH VVHL
VVHH VVHL VVHL
VVHH VVHL
VVHH
VVH
VVH3
VVL1
VVLH
VVL3
VVLH VVLL VVL
VVLL VVL
V2
V4
VVHH
VVHH
VVH VVHL
VVH
VVHH
VVHH
VVH2 VVHL
VVHL VVH4
VVHL
VVL2VVLH VVLL VVL4
VVLH
VVLL VVL
VVL
VVH = (VVH1 + VVH2)/2 VVL = (VVL3 + VVL4)/2 VV = VVHn - VVLn (n = 1 to 4) -6-
ICX406AQF
(3) Horizontal transfer clock waveform
tr H2 90% VCR VH VH 2 10% H1 two VHL twh tf
twl
Cross-point voltage for the H1 rising side of the horizontal transfer clocks H1 and H2 waveforms is VCR. The overlap period for twh and twl of horizontal transfer clocks H1 and H2 is two. (4) Reset gate clock waveform
tr twh tf
RG waveform
VRGH
twl VRG Point A VRGLH VRGLL VRGLm VRGL
VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and VRGLL. VRGL = (VRGLH + VRGLL)/2 Assuming VRGH is the minimum value during the interval with twh, then: VRG = VRGH - VRGL Negative overshoot level during the falling edge of RG is VRGLm. (5) Substrate clock waveform
100% 90%
M VSUB 10% 0% VSUB (A bias generated within the CCD) tr twh tf M 2
-7-
ICX406AQF
Clock Switching Characteristics (Horizontal drive frequency: 18MHz) Item Readout clock Vertical transfer clock Horizontal transfer clock Symbol VT V1A, V1B, V2, V3A, V3B, V4 H1 H2 14 19.5 14 19.5 7 10 14 19.5 14 19.5 37 8.5 14 8.5 14 4 0.5 twh 3.10 3.33 twl tr 0.5 15 tf 0.5 Unit s 250 ns 8.5 14 8.5 14 5 0.5 Remarks During readout When using CXD3400N
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max.
ns tf tr - 2ns ns s During drain charge
Reset gate clock RG Substrate clock SUB
1.6 3.56
Item Horizontal transfer clock
Symbol H1, H2
two Min. Typ. Max. 12 19.5 Unit ns Remarks
Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)
1.0 0.9 0.8 0.7 B G R
Relative Response
0.6 0.5 0.4 0.3 0.2 0.1 0 400
450
500
550 Wave Length [nm]
600
650
700
-8-
ICX406AQF
Image Sensor Characteristics (horizontal drive frequency: 18MHz) Item G Sensitivity Sensitivity comparison R B Symbol Sg Rr Rb Vsat Sm SHg Vdt Vdt Lcg Lcr Lcb Lag Min. 180 0.35 0.40 380 -85 -72 -81.2 -68.0 20 25 16 8 3.8 3.8 3.8 0.5 Typ. 220 0.50 0.55 Max. 285 0.65 0.70 mV dB % mV mV % % % % Unit mV Measurement method 1 1 1 2 3 4 5 6 7 7 7 8 Ta = 60C
(Ta = 25C) Remarks 1/30s accumulation
Saturation signal Smear Video signal shading Dark signal Dark signal shading Line crawl G Line crawl R Line crawl B Lag
Frame readout mode1 High frame rate readout mode Zone 0 and I Zone 0 to II' Ta = 60C, 3.33 frame/s Ta = 60C, 3.33 frame/s, 2
1 After closing the mechanical shutter, the smear can be reduced to below the detection limit by performing vertical register sweep operation. 2 Excludes vertical dark signal shading caused by vertical register high-speed transfer. Zone Definition of Video Signal Shading
2312 (H) 2 2 4 H 8 V 10 H 8
1720 (V)
Zone 0, I Zone II, II' V 10
4
Ignored region Effective pixel region
Measurement System
CCD signal output [A]
CCD
C.D.S
AMP
S/H
Gr/Gb channel signal output [B]
S/H
R/B channel signal output [C]
Note) Adjust the amplifier gain so that the gain between [A] and [B], and between [A] and [C] equals 1. -9-
ICX406AQF
Image Sensor Characteristics Measurement Method Measurement conditions (1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions, and the frame readout mode is used. (2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Gr/Gb channel signal output or the R/B channnel signal output of the measurement system.
Color coding of this image sensor & Readout B2 Gb R B1 Gb R B Gr B Gr Gb R Gb R B Gr B Gr A1 A2 The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement). Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively. For frame readout, the A1 and A2 lines are output as signals in the A field, and the B1 and B2 lines in the B field.
Horizontal register Color Coding Diagram
- 10 -
ICX406AQF
Readout modes 1. Readout modes list Mode name Frame readout mode High frame rate readout mode AF1 mode AF2 mode NTSC mode PAL mode NTSC mode PAL mode NTSC mode PAL mode NTSC mode PAL mode Frame rate 3.33 frame/s 3.57 frame/s 30 frame/s 25 frame/s 60 frame/s 50 frame/s 120 frame/s 100 frame/s Number of effective output lines 1720 (Odd 860, Even 860) 1720 (Odd 860, Even 860) 215 215 97 119 35 46
2. Frame readout mode, high frame rate readout mode Frame readout mode 1st field
17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 VOUT R Gb R Gb R Gb R Gb R Gb R Gb R Gb R Gb R Gr B Gr B Gr B Gr B Gr B Gr B Gr B Gr B Gr VOUT 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
2nd field
R Gb R Gb R Gb R Gb R Gb R Gb R Gb R Gb R Gr B Gr B Gr B Gr B Gr B Gr B Gr B Gr B Gr
High frame rate readout mode
17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 VOUT
R Gb R Gb R Gb R Gb R Gb R Gb R Gb R Gb R
Gr B Gr B Gr B Gr B Gr B Gr B Gr B Gr B Gr
Note) Blacked out portions in the diagram indicate pixels which are not read out. 1. Frame readout mode In this mode, all pixel signals are divided into two fields and output. All pixel signals are read out independently, making this mode suitable for high resolution image capturing. 2. High frame rate readout mode Output is performed at 30 frames per second by reading out 4 pixels for every 16 vertical pixels and adding 2 pixels in the horizontal CCD. The number of output lines is 215 lines. This readout mode emphasizes processing speed over vertical resolution. - 11 -
ICX406AQF
3. AF1 mode, AF2 mode The AF modes increase the frame rate by cutting out a portion of the picture through high-speed elimination of the top and bottom of the picture in high frame rate readout mode. AF1 allows 1/60s and 1/50s output, and AF2 allows 1/120s and 1/100s output, so these modes are effective for raising the auto focus (AF) speed.
Top frame shift region
Cut-out region
Number of effective lines in high frame rate readout mode 215
Bottom high-speed sweep region
- 12 -
ICX406AQF
Definition of standard imaging conditions (1) Standard imaging condition I: Use a pattern box (luminance: 706cd/m2, color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity. (2) Standard imaging condition II: Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm. (3)Standard imaging condition III: Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens (exit pupil distance -33mm) with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diagram.
1. G Sensitivity, sensitivity comparison Set to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs (VGr, VGb, VR and VB) at the center of each Gr, Gb, R and B channel screen, and substitute the values into the following formulas. VG = (VGr + VGb) /2 Sg = VG x 100 [mV] 30 Rr = VR/VG Rb = VB/VG 2. Saturation signal Set to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150mV, measure the minimum values of the Gr, Gb, R and B signal outputs. 3. Smear Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output (Gra, Gba, Ra, Ba), and then adjust the luminous intensity to 500 times the intensity with the average value of the Gr signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Vsm [mV]) independent of the Gr, Gb, R and B signal outputs, and substitute the values into the following formula. Sm = 20 x log Vsm / 4. Video signal shading Set to the standard imaging condition III. With the lens diaphragm at F5.6 to F8, adjusting the luminous intensity so that the average value of the Gr signal output is 150mV. Then measure the maximum value (Grmax [mV]) and minimum value (Grmin [mV]) of the Gr signal output and substitute the values into the following formula. SHg = (Grmax - Grmin) /150 x 100 [%] - 13 -
(
Gra + Gba + Ra + Ba 1 1 x x 4 500 10
)
[dB] (1/10V method conversion value)
ICX406AQF
5. Dark signal Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature of 60C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference. 6. Dark signal shading After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula. Vdt = Vdmax - Vdmin [mV] 7. Line crawl Set to the standard imaging condition II. Adjusting the luminous intensity so that the average value of the Gr signal output is 150mV, and then insert R, G and B filters and measure the difference between G signal lines (Glr, Glg, Glb [mV]) as well as the average value of the G signal output (Gar, Gag, Gab). Substitute the values into the following formula. Lci = Gli x 100 [%] (i = r, g, b) Gai
8. Lag Adjust the Gr signal output value generated by the strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal amount (Vlag). Substitute the value into the following formula. Lag = (Vlag/150) x 100 [%]
VD
V1A/V1B Light Strobe light timing
Gr signal output 150mV
Vlag (lag)
Output
- 14 -
ICX406AQF
Drive Circuit
3.3V
-7.5V
15V
0.1 1 XSUB XV3 XSG3B XSG3A XV1 XSG1B XSG1A XV4 XV2 2 3 4 5 CXD3400N 6 7 8 9 10 15 14 13 12 11 20 19 18 17 16
100k 1/35V
0.1
0.1
2SC4250 1
V4
2
V3A
3
V3B
4
V2
5
V1A
6
V1B
7
TEST
8
TEST
9 10
GND VOUT
CCD OUT 4.7k
ICX406 (BOTTOM VIEW) VR1 (2.7k)
SUB CSUB GND RG VL
3.3/20V
VDD H2 H1 H1 H2
VSUB Cont.
0.01
20 19 18 17 16 15 14 13 12 11
H2 H1 RG 0.1
Substrate bias control signal VSUB Cont. Substrate bias SUB pin voltage
0.1 200k 3.3/16V 0.1
Mechanical shutter mode tf 4ms tr 2ms
GND Internally generated value VSUB
Notes) Substrate bias control 1. The saturation signal level decreases when exposure is performed using the mechanical shutter, so control the substrate bias. 2. A saturation signal level equivalent to that for continuous exposure can be assured by connecting a 2.7k grounding registor to the CCD CSUB pin. Drive timing precautions 1. Blooming occurs in modes (high frame rate readout, etc.) that do not use the mechanical shitter, so do not ground the connected 2.7k resistor. 2. tf is slow, so the internally generated voltage VSUB may not drop to a sufficiently low level if the substrate bias control signal is not set to high level 10ms before entering the exposure period and the 2.7k resistor connected to the CSUB pin is not grounded. 3. The blooming signal generated during exposure in mechanical shutter mode is swept by providing two fields or more of idle transfer through vertical register high-speed sweep transfer from the time the mechanical shutter closes until sensor readout is performed. However, note that the VL potential and the SUB pin DC voltage sag at this time. - 15 -
Drive Timing Chart (Vertical Sequence)
High Frame Rate Readout Mode Frame Readout Mode/Electronic Shutter Normal Operation
Act.
High frame rate readout mode
Exposure operation
Frame readout mode
High frame rate readout mode
VD
V1A
V1B
V2
V3A
- 16 -
V3B
V4
SUB
A
B
B
C
D
E
TRG Mechanical shutter VSUB Cont. CCD OUT A signal output A signal output B signal output B signal output C signal output (ODD) C signal output (EVEN)
Output after frame readout
OPEN
CLOSE
OPEN
D signal output E signal output
ICX406AQF
Note) The B output signal contain a blooming component and should therefore not be used. Apply 20 or more electronic shutter pulses at the start of exposure for the recording image. If less than 20 pulses are applied, the electronic shutter may occur a discharge error.
Drive Timing Chart (Vertical Sync)
NTSC/PAL Frame Readout Mode NTSC: 3.33 frame/s, PAL: 3.57 frame/s
Exposure period
All pixels output period
VD HD
1018 1086 1020 1088 1022 1090 1028 1096 945 1013 946 1014 954 1022 955 1023 942 943 1887 1955 1888 1956 76 77 73 83 1 2 3
NTSC PAL
"c" V1A/V1B
"a"
"c"
"b"
V2
V3A/V3B
V4 SUB
TRG
Mechanical shutter VSUB Cont. CCD OUT
OPEN
CLOSE
1717 1719
Note) The 1013H and 2026H horizontal period in NTSC mode are 1672clk, the 945H and 1890H horizontal period in PAL mode are 464clk.
1718 1720
1 3 5 7 9 11 1 3 5 7 9
2 4 6 8 10 12 2 4 6 8 10
1890 2026 1 1 2 2 3 3
10
942 943
76 77
10
73
83
1 2 3
- 17 -
OPEN
ICX406AQF
Drive Timing Chart (Readout)
NTSC/PAL Frame Readout Mode
"a" Enlarged
NTSC: #76 PAL: #76 H1
2669 1 2669 1 317
1200 1260 1292
NTSC: #77 PAL: #77
317
188 156 252 220 124 284
V1A/V1B
V2 V3A/V3B
1104 1202
V4
"b" Enlarged
NTSC: #1088 PAL: #1020 V1A/V1B
1136
60
60
- 18 -
NTSC: #1089 PAL: #1021 V2 V3A/V3B
1168
V4
ICX406AQF
Drive Timing Chart (High-speed Sweep Operation) "c" Enlarged
NTSC/PAL Frame Readout Mode
194837clk = 73 lines
HD
1 60
V1A/V1B
V2
- 19 -
V3A/V3B
V4
28 28 28 28 28 28 28 28 28 28 28 28 28 28 28 28 28 28 28 28
#1
#2
#3
#4
#1739
ICX406AQF
Drive Timing Chart (Horizontal Sync)
NTSC/PAL Frame Readout Mode
Ignored pixel 2 bits
2669 1 53 317 60
Ignored pixel 2 bits
345 361 16 364
CLK
257 1 1 56 1 28 1
H1
H2
RG
SHP
- 20 -
SHD
1 32 1 1 96 1 1 160 1 1 160 1 1 64 1 85 33 97 96 96 1 65 1 129
V1A/V1B
V2
V3A/V3B
V4
1
64
SUB
1
108
ICX406AQF
Drive Timing Chart (Vertical Sync)
NTSC/PAL High Frame Rate Readout Mode NTSC: 30 frame/s, PAL: 25 frame/s
VD
HD
9 10 218 218 270 226 1 1 2 2 3 3 4 4 5 5
NTSC PAL
218 218
270 226 1 1
9 10
"d" V1A
"d"
V1B
V2
V3A
V3B
V4
1706 1710 1713 1717
1706 1710 1713 1717
10 5 14 21 30 37 46 53 62 69 78 85 94
1 6 1 10 17 26 33 42 49 58 65 74 81 90
Note) The 226H and 225H horizontal period in NTSC mode are 1372clk, the 270H in PAL mode is 2039clk.
1 6 1 10 17 26 33 42 49 58 65 74 81 90
CCD OUT
10 5 14 21 30 37 46 53 62 69 78 85 94
9 10
9 10
- 21 -
ICX406AQF
Drive Timing Chart (Readout) "d" Enlarged
NTSC/PAL High Frame Rate Readout Mode
#1 H1
2669 1 2669 1 317
1356 1416 1136 1260
#2
317
84
60
V1A
V1B
1202
1324
V2
1200
V3A
1104
1292 60
V3B
60
1168
1358 76
V4
60
68 68
- 22 -
ICX406AQF
Drive Timing Chart (Horizontal Sync)
NTSC/PAL High Frame Rate Readout Mode, AF1 Mode, AF2 Mode
Ignored pixel 2 bits
2669 1 53 317 60
Ignored pixel 2 bits
345 361 16 364
CLK
257 1 1 56 1 28 1
H1
H2
RG
SHP
- 23 -
SHD
18 1 1 1 24 1 1 40 1 1 40 1 24 1 24 1 24 1 24 1 40 1 40 1 40 1 40 1 24 64 1 85 24 1 24 1 24 1 1 40 1 40 1 40 1 40 1 24 24 1 24 1 24 1 1 40 1 40 1 40 1 40 19 25 24 24 1 17 1 33
V1A/V1B
V2
V3A/V3B
V4
1
16
SUB
1
108
ICX406AQF
Drive Timing Chart (Vertical Sync)
NTSC/PAL AF1 Mode NTSC: 60 frame/s, PAL: 50 frame/s
VD HD
113 1 2 3 4 5 9 10
NTSC PAL "g" V1A
135 1 2 3 4 5
113 1
106
"e"
"f"
"g"
135 1
9 10
128
"e"
"f"
V1B
V2
V3A
V3B
V4
1226 1230 1233 1237
469 478 485 494
465 474 481 490
1402 1406 1409 1413
CCD OUT
469 478 485 494 465 474 481 490
465 474 481 490
PAL
6
6
469 478 485 494
10
10
465 474 481 490
NTSC
6
6
469 478 485 494
10
10
9 10
9 10
- 24 -
ICX406AQF
Note) The 113H horizontal period in NTSC mode is 1372clk, the 135H horizongal period in PAL mode is 2354clk.
Drive Timing Chart (Vertical Sync)
NTSC/PAL AF2 Mode NTSC: 120 frame/s, PAL: 100 frame/s
VD HD
57 1 2 3 4 5 9 10
NTSC PAL "i" V1A
57 1
68 1 2 3 4 5
"e"
"h"
9 10
"i"
68 1
"e"
"h"
V1B
V2
V3A
V3B
V4
9 10
58
9 10
47
725 734 741 750
986 990 993 997
721 730 737 746
1073 1077 1082 1086
CCD OUT
725 734 741 750 721 730 737 746
721 730 737 746
PAL
6
6
725 734 741 750
10
10
721 730 737 746
NTSC
6
6
725 734 741 750
10
10
- 25 -
ICX406AQF
Note) The 57H horizontal period in NTSC mode is 686clk, the 68H horizontal period in PAL mode is 1177clk.
Drive Timing Chart (Readout) "e" Enlarged
NTSC/PAL AF1 Mode, AF2 Mode
H1
2669 1 2669 1 60 317
1356 1416 1136 1260 1456 1520
V1A
68
68
V1B
1480 1544 1202 1324 1472 1536 1496 1560 1200 1104 1292 1488 1552 60 84
V2
V3A
V3B
1448 1512 1168 1358 1504 1568
60
V4
1464 1528
76
317
60
- 26 -
ICX406AQF
Drive Timing Chart "f" Enlarged
NTSC/PAL AF1 Mode
16014clk = 6 lines
HD
1 60
V1A/V1B
V2
V3A/V3B
- 27 -
V4
#1
#2
#3
#4
#228
88888888
ICX406AQF
Drive Timing Chart "g" Enlarged
NTSC/PAL AF1 Mode
16014clk = 6 lines NTSC: 107H PAL: 129H HD
1 60
NTSC: 113H PAL: 135H
NTSC: 1H PAL: 1H
V1A/V1B
V2
V3A/V3B
- 28 -
V4
#1
#2
#3
#4
#244
88888888
ICX406AQF
Drive Timing Chart "h" Enlarged
NTSC/PAL AF2 Mode
24021clk = 9 lines
HD
1 60
V1A/V1B
V2
V3A/V3B
- 29 -
V4
#1
#2
#3
#4
#356
88888888
ICX406AQF
Drive Timing Chart "i" Enlarged
NTSC/PAL AF2 Mode
24021clk = 9 lines NTSC: 48H PAL: 59H HD
1 60
NTSC: 57H PAL: 68H
NTSC: 1H PAL: 1H
V1A/V1B
V2
- 30 -
V3A/V3B
V4
#1
#2
#3
#4
#364
88888888
ICX406AQF
ICX406AQF
Notes on Handling 1) Static charge prevention CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures. a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes. b) When handling directly use an earth band. c) Install a conductive mat on the floor or working table to prevent the generation of static electricity. d) Ionized air is recommended for discharge when handling CCD image sensors. e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges. 2) Soldering a) Make sure the package temperature does not exceed 80C. b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently. c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground. 3) Dust and dirt protection Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them. a) Perform all assembly operations in a clean room (class 1000 or less). b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.) c) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass. d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences. e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape. 4) Installing (attaching) a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)
Cover glass
50N Plastic package Compressive strength
50N
1.2Nm Torsional strength
b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive. - 31 -
ICX406AQF
c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution. d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package. e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin. f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference) 5) Others a) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company. b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions. c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics. d) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.
Structure A Package Chip Metal plate (lead frame) Structure B
Cross section of lead frame
The cross section of lead frame can be seen on the side of the package for structure A.
- 32 -
Package Outline
Unit: mm
20 pin SOP
A 6.9
2.5
0.25
(0.6)
D 11
20
11
1.7
20
~
14.0 0.15
B
2.5 9.0
12.0 0.1
C
1.7
10.9
~
6.0
V H 1 12.7 13.8 0.1 10
0 to
10
0.15
1.7
1.7
0.5
0.8
10
1
B'
1.0 0.1 0.8 0.5
10.0
2.5
~
2.4
2.9 0.15
- 33 -
PACKAGE MATERIAL LEAD TREATMENT LEAD MATERIAL PACKAGE MASS DRAWING NUMBER
1. "A" is the center of the effective image area. 2. The two points "B" of the package are the horizontal reference. The point "B'" of the package is the vertical reference. 3. The bottom "C" of the package, and the top of the cover glass "D" are the height reference. 4. The center of the effective image area relative to "B" and "B'" is (H, V) = (6.9, 6.0) 0.075mm. 5. The rotation angle of the effective image area relative to H and V is 0.7.
1.27 0.3
M
0.3
PACKAGE STRUCTURE
Plastic
GOLD PLATING 42 ALLOY 0.95g AS-B7-03(E)
6. The height from the bottom "C" to the effective image area is 1.41 0.10mm. The height from the top of the cover glass "D" to the effective image area is 1.49 0.15mm. 7. The tilt of the effective image area relative to the bottom "C" is less than 50m. The tilt of the effective image area relative to the top "D" of the cover glass is less than 50m. 8. The thickness of the cover glass is 0.5mm, and the refractive index is 1.5. 9. The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing.
ICX406AQF
Sony Corporation


▲Up To Search▲   

 
Price & Availability of ICX406AQF

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X